Alphawave Semi introduces energy efficient 3nm chiplet for next-gen data centre infrastructure

chip

Alphawave Semi, a global leader in high-speed connectivity for the world’s technology infrastructure, announced two successful tapeouts on TSMC’s most advanced 3nm process of its High Bandwidth Memory 3 (HBM3) PHY and Universal Chiplet Interconnect Express PHY IPs, paving the way for a new generation of chiplet-enabled silicon platforms, tailored for hyperscaler and data infrastructure customers.

Notably, Alphawave Semi is the first company to announce UCIe PHY IP supporting faster die-to-die data rates of 24Gbps per lane, delivering an impressive bandwidth of 7.9 Terabits per second over a tight space of a mm of a chip beachfront.

3nm process technology is vital for creating advanced chips that can effectively handle the exponential surge in data generated by AI, with demands for more compute, memory bandwidth, I/O speeds, and energy efficiency. Alphawave Semi’s 3nm chiplet-enabled custom silicon platform is built on flexible and customisable connectivity IP. Customers benefit from Alphawave Semi’s application optimised IP subsystems and experience with the TSMC 3DFabricTM ecosystem to integrate advanced interfaces such as CXLTM, UCIeTM, HBMx, and Ethernet on to custom chips and chiplets.

Chiplets are poised to dominate the world of high-performance data centre AI semiconductors due to their numerous advantages over traditional monolithic designs, including improved flexibility, scalability, power efficiency, and cost-effectiveness. Leveraging advances in multi-die packaging, system designers can mix and match pre-built or customised compute, memory, and IO chiplets in different process nodes, creating complete Systems-in-a-Package (SIPs), paving the way for SiP to become the system motherboard of the future.

The Alphawave Semi UCIe PHY IP is an extremely power efficient, low-latency, and highly reliable interface IP, designed to connect chiplet silicon die in the same package at top speeds of 24Gbps per wire, while consuming less than 0.3 picoJoules of power per bit. The UCIe PHY can be paired with Alphawave Semi’s PCIe, CXL, and streaming controllers to support the full UCIe protocol stack. The PHY can be configured to support advanced packaging such as Chip-on-Wafer-on-Substrate and Integrated Fan-Out (InFO) which maximise signal densities, as well as organic substrates for a more cost-effective solution.

Praveen Vaidyanathan, Vice President and General Manager of Micron’s Compute Products Group said, “Generative AI is pushing the performance requirements in data centres, fuelling the demand for advanced memory solutions like HBM3 to provide very high bandwidth with improved energy efficiency. The tape-out of Alphawave Semi’s HBM3 solution in TSMC’s most advanced 3nm process is an exciting new milestone. It allows cloud service providers to leverage Alphawave Semi’s HBM3 IP subsystems and custom silicon capabilities to accelerate AI workloads in next-generation data centre infrastructure.”

Dr. Debendra Das Sharma, Chairman, UCIe Consortium said, “We’re excited to see Alphawave Semi tape out a 24Gbps/lane UCIe IP in a 3nm process. This milestone demonstrates how UCIe can help fuel innovation through leading edge chiplet connectivity, and we welcome Alphawave Semi’s commitment to delivering IPs that support the development of an open chiplet ecosystem.”

“With our vertically integrated semiconductor focus, we’re excited to deliver a comprehensive 3nm chiplet connectivity platform for hyperscaler and data-infrastructure customers to keep pace with the surge in data-intensive applications like generative AI”, said Tony Pialis, CEO and co-founder of Alphawave Semi. “Our latest 3nm tapeouts are a testament to Alphawave Semi’s dedication to technology leadership in connectivity and our collaborative efforts in fostering an open chiplet ecosystem.”

“We are excited to announce simultaneous 3nm TSMC tapeouts of our HBM3 IP and our industry first 24GT/s UCIe IP, which are key enablers of our I/O chiplet portfolio,” said Mohit Gupta, SVP and GM, Custom Silicon and IP, Alphawave Semi. “Our top hyperscaler and datacenter infrastructure customers can now mix and match high-performance 3nm custom SoCs with IO connectivity chiplets from Alphawave Semi providing a new level of flexibility and scalability for their AI enabled systems.”

Partner Resources

Popular Right Now

Edgecore Insight Podcast

Ep-1: Navigating the Waters of Sustainability

Others have also read ...