Maximising performance for colos

How do colos accommodate the growing demand for variable scale AI/HPC installations whilst maximising performance at chip level with sustaining high heat recovery and improved energy efficiency?

About Speaker

Return to Talk Page

Check Out More Sessions